ABSTRACT: NEXT-DEMO is a prototype of NEXT (Neutrino Experiment with Xenon TPC), an experiment to search for neutrino-less double beta decay using a 100 kg radio-pure, 90 % enriched (136Xe isotope) high-pressure gaseous xenon TPC with electroluminescence readout. The detector is based on a PMT plane for energy measurements and a SiPM tracking plane for topological event filtering. The experiment will be located in the Canfranc Underground Laboratory in Spain.
NEXT (Neutrino Experiment with Xenon TPC) [1] is an experiment to search for neutrino-less double beta decay using a 100 kg radio-pure, 90 % enriched (136Xe isotope) high-pressure gaseous xenon TPC with electroluminescence readout. The detector is based on a PMT plane for energy measurements and a SiPM tracking plane for topological event filtering. The experiment will be located in the Canfranc Underground Laboratory in Spain.
NEXT-DEMO is a prototype of NEXT. As the final detector, it is equipped with two sensor planes in opposite sides of the detector vessel (see figure 1) . One plane will measure event energy with PMTs, detecting also the primary scintillation light [2] - [3] . The other plane will use a SiPM array to follow the primary electron paths and to help in the discrimination of interesting events from the background [4] .
Primary electrons that result from background events and double-beta decays in the TPC active volume follow random paths due to multiple scattering, ionizing the gas in their movement. The secondary electrons produced by this ionization drift towards the anode following the electric field lines in the TPC. Electroluminescence is then used at the anode to amplify these weak signals and produce photons that impact on the SiPM plane array. About 1,000 photons are produced per drift electron (about 10 4 detected photon-electrons for a 511 keV event).
2 System hardware architecture
The scalable readout concept
NEXT-DEMO DAQ and Trigger Systems are based on the Scalable Readout System (SRS) jointly developed with CERN-PH in the framework of the RD51 collaboration [5] - [6] . SRS provides a choice of ASICs, hybrids or discrete frontends, either with analogue, binary or digital readout, which are connected over a customizable interface to the DAQ system. This interface is implemented via generic adapter cards to a common module for all applications, the Front-End Concentrator (FEC) [7] and application-specific adapter cards.
The FEC architecture is built around a configurable FPGA (Xilinx Virtex-5 LX50T) with event buffer (external 256-Mbyte DDR2), Gigabit Ethernet, I/O for Trigger and clocks and I/O for the adapter cards (see figure 2) . For small systems, like the one here described, FECs are directly connected via Gigabit Ethernet cables to a PC farm. The SRS default online system for RD51 users is DATE [8] .
3 NEXT-DEMO system architecture For NEXT-DEMO, specific adapter modules have been developed to interface the PMT and SiPM front-end electronics to the FEC card (DAQ modules). SiPM plane does it through the SiPM Front-End Board (FEB) [9] and a 16-LVDS add-in card buffering data, clock and configuration commands (DTC card). PMT front-end is interfaced directly through a 16-channel digitizer card (ADC card) [5] . This card is based on a dual 8-channel 12-bit 40-to-50 MHz ADCs.
As shown in figure 2 , each DAQ module also has 4-LVDS-pair point-to-point connection (DTC link) to the Trigger module. This connection provides clock, synchronisation, system configuration and trigger commands to the DAQ modules, while trigger candidates and command responses are sent to the Trigger module. Each DTC data line can be operated up to 200 Mb/s. For the DTC link, DAQ modules use the FEC LVDS input (RJ45 socket), while the Trigger Module uses the DTC card as a signal buffering interface.
As it is shown in figure 3 , the DAQ architecture comprises six FEC cards and their corresponding adapter cards: five devoted to the readout of the detector planes and another one for trigger management and system control. A fast and re-configurable algorithm implemented in the module FPGA processes the trigger candidates received. Additional trigger sources include external NIM and LVDS inputs.
The front-end electronics work in push mode. DAQ modules readout, time-stamp and store data coming from the front-end in a reconfigurable-length circular buffer, whose maximum size corresponds to approximately twice the maximum detector drift time (up to 800 µs).
The system is designed for a maximum trigger rate of 10 Hz since events of interest will produce a trigger rate from 6 to 10 Hz. The DAQ works in raw mode since zero suppression or data compression are not implemented yet at this stage of the project. With these assumptions, and considering the maximum buffer length, the DAQ produces a maximum data throughput of 22 MByte/s for the maximum trigger rate.
The circular buffer is implemented on the FEC's DDR2 memory. The number of channels and the sampling rate do not allow writing and reading from the memory at the same time. This limitation forces the system to use a single buffer scheme. This fact produces a total dead time of about 5 ms (5 % for the maximum trigger rate). This limitation will be solved with the next generation of FEC card, which will have a faster FPGA and a four times larger and faster memory that will allow implementing a double buffer scheme.
A JAVA GUI implemented in the System Configuration PC is used to configure and control the system through the Trigger module. A PC farm assembles incoming data from the DAQ modules, and builds complete events and stores them to disk for offline analysis.
4 Trigger system
Trigger description
In NEXT type detectors, secondary scintillation lights provides also topological information. In order to reconstruct the position, the initial time of the event given by the primary scintillation signal must be in the data sent by the DAQ in order to properly reconstruct the event off-line. To avoid this, the trigger system should detect events with the highest efficiency through the primary scintillation light. This would help to avoid an excess of off-line data analysis as well.
As it is mentioned above, the Trigger System is distributed among different modules and implemented on FPGA (see figure 4) . DAQ modules also generate trigger candidates, based on the early energy estimation of the events received from the PMT plane.
The Trigger module processes all the trigger candidates received and generates a trigger accept signal. Upon arrival of a trigger accept signal, buffered data in the DAQ modules are formatted and sent to the PC farm for off-line analysis.
The total trigger latency is about 4 µs. Half of this time is due to the transmission of the trigger candidates and the trigger accept, and the rest due to the processing itself. This latency does not affect the system due to the large buffer provided and the possibility to send a configurable number of pre-trigger data.
Trigger event processing
PMT channels in each DAQ module can be configured to generate trigger candidates. Channels are marked either as type A or B. This facility allows configuring the trigger to detect two different types of events.
Trigger candidates are generated for each PMT channel (Event Processing unit) by means of configurable thresholds on maximum amplitude, maximum and minimum energy, baseline deviation and maximum time of the event, combined with the energy estimation of the events (figure 5) . Energy estimation is based on a self-calculated (moving average filter applied to the input signal) or a configurable fixed baseline. This allows an efficient rejection of background and noninteresting events. 
Trigger processor
The Trigger module implements a reconfigurable hardware algorithm (Trigger Processor). It is also able to accept an external trigger source, besides internal trigger candidates defined as Type A and B in the DAQ modules. This allows different trigger modes of operation:
• Single trigger (external trigger or internal trigger type A).
• Double trigger (a combination of type A and B). In this mode, when trigger type A is detected, the trigger system waits a maximum pre-configured time for a trigger type B. In case this second trigger happens, the trigger module sends a trigger accept to the system. In this case, data stored in the DAQ modules are sent to the PC farm. In other case, the system looks for another trigger of type A, starting the trigger accept searching process.
Two more levels of discrimination are available since it is possible to select the minimum number of channels per trigger candidate type in a configurable time window to produce a trigger accept. Figure 6 shows an example of Double Trigger Mode configuration. Trigger accepts are generated if at least 5 trigger candidates of type A in a time window of 100 ns are received, and then, in a maximum time of 200 µs, at least 8 trigger candidates of type B in 150 ns are also received.
Test results
Test runs using the Trigger System in NEXT-DEMO show that it is possible to trigger on the primary scintillation light (S1). This will improve the efficiency of event selection in the different runs. It also implies an important reduction in the data to be processed off-line (almost a factor 2) since the search for the primary scintillation light off-line from the detected secondary scintillation light (S2) can be avoided.
These tests have been run with a Na22 source, which produces two anti-collinear 511 keV gammas from e+e-annihilation. One of these gammas was tagged with a NaI scintillator (also connected to the front-end), the other interacted inside the detector fiducial volume.
The system has been configured to trigger on the coincidence of the NaI signal and the S1 detected with a single PMT in the chamber. The trigger mode selected has been single trigger (type A), 2 channels in coincidence in a time window of 25 ns (minimum time window possible since the sampling frequency is 40 MHz).
This configuration has shown that it is possible to trigger on events as small as 5-6 photoelectrons per PMT (figure 7). The results obtained have helped to characterize the detector technology and its tracking capabilities.
The Double Trigger Mode is useful when a defined type of event has to be studied, rejecting other type of events that would produce an increase in the system throughput and an overhead in the off-line analysis.
This mode allows detecting the primary scintillation light and waits for the secondary scintillation light, filtering non-desired events. The maximum time between events is configurable.
In NEXT-DEMO, the double trigger mode has been set to study events of interest as Na22 511 keV gamma and Rn222 alpha as it is shown in figure 8 .
The different topology of these events has shown the efficiency of the double trigger, since more than 85 % of the events collected per run have been suitable for off-line study.
Future work
NEXT final detector is more demanding in terms of readout channels and chamber drift time which implies more DAQ buffering and processing capacity. The Trigger System will need to be able to send trigger related data to the PC farm. This implies collecting, formatting and sending information about the trigger accepted (type of trigger, triggering channels, time window, energy of the events. . . ).
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The NEXT-DEMO DAQ and Trigger Systems do not satisfy the final needs. Moreover, Xilinx Virtex-5 LX50T FPGA in the DAQ and Trigger modules are using around 80% of the logic and memory available resources. For this reason, a new FEC version is being designed in order to increase processing power and data throughput. Virtex-5 FPGA will be replaced by a more powerful Virtex-6 device, and the DDR2 buffer will be replaced by a four times larger and faster DDR3 memory. This new card will allow implementing a double buffer scheme to satisfy a dead time requirement below 2 % at the maximum trigger rate of 10 Hz. Firmware must be also migrated to the new device, and a new and more powerful trigger algorithm must be designed.
